Comparison of High Level FPGA Hardware Design for Solving Tri-diagonal Linear Systems  by Warne, David J. et al.
Comparison of High Level FPGA Hardware Design for
Solving Tri-Diagonal Linear Systems
David J. Warne1, Neil A. Kelson2, and Ross F. Hayward3
1 High Performance Computing and Research Support, Queensland University of Technology,
Brisbane, Queensland, Australia
david.warne@qut.edu.au
2 High Performance Computing and Research Support, Queensland University of Technology,
Brisbane, Queensland, Australia
n.kelson@qut.edu.au
3 School of Electrical Engineering and Computer Science, Queensland University of Technology,
Brisbane, Queensland, Australia
r.hayward@qut.edu.au
Abstract
Reconﬁgurable computing devices can increase the performance of compute intensive algorithms
by implementing application speciﬁc co-processor architectures. The power cost for this perfor-
mance gain is often an order of magnitude less than that of modern CPUs and GPUs. Exploiting
the potential of reconﬁgurable devices such as Field-Programmable Gate Arrays (FPGAs) is
typically a complex and tedious hardware engineering task. Recently the major FPGA vendors
(Altera, and Xilinx) have released their own high-level design tools, which have great potential
for rapid development of FPGA based custom accelerators. In this paper, we will evaluate Al-
tera’s OpenCL Software Development Kit, and Xilinx’s Vivado High Level Sythesis tool. These
tools will be compared for their performance, logic utilisation, and ease of development for the
test case of a tri-diagonal linear system solver.
Keywords: Reconﬁgurable Computing, Field Programmable Gate Arrays, High Level Synthesis, Open
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1 Introduction
A huge portion of compute time in scientiﬁc applications is spent solving numerical linear
algebra problems. Reconﬁgurable computing devices can be used to implement custom accel-
erators, and implementations of numerical linear algebra routines on reconﬁgurable hardware
is an active area of research [7, 16, 13, 18].
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1.1 Reconﬁgurable Computing
The most common reconﬁgurable computing devices are Field-Programmable Gate Arrays (FP-
GAs) which are considered here. Theses are made up of conﬁgurable logic blocks (CLBs), along
with other elements such as distributed block RAMs (BRAM), and digital signal processors
(DSPs) all interconnected by a programmable interconnect fabric. CLBs consist of a number
of look-up tables (LUTs), logic gates and multiplexers which can be conﬁgured to implement
custom logic. The massively parallel architecture of the FPGA provides a platform for the
development of low power and power eﬃcient (i.e., FLOPS/Watt) application speciﬁc accelera-
tors [14, 1] allowing the development of High Performance Computing (HPC) with a low power
footprint. Power eﬃcient HPC has become an important challenge of leading HPC systems in
realising Exa-scale computing [12, 5, 9].
1.2 High Level FPGA Design
Traditional methods for development on FPGAs require a hardware architecture to be designed
using a Hardware Description Language (HDL). This requires the developer to design data
paths, control logic, interface with Intellectual Property (IP) hardware cores, and deal with
timing constraints. This is a tedious and complex development process which can inhibit
their adoption in many practical applications. Alternatively, high level design tools attempt to
remove some of the tedium in FPGA development. Using these, a developer may instead specify
an architecture’s behaviour at the algorithmic level in some high level programming language.
The Compilation process will then extract data paths, state-machines, process schedules etc.,
and automatically generate an HDL architecture speciﬁcation.
Recently the two major FPGA vendors (Altera and Xilinx) have released their own high
level development tools. Both vendor tools present some new possibilities for more rapid hard-
ware/software co-design, with the potential to expose FPGAs to a wider community of both
software and hardware developers.
Xilinx have released the Vivado High Level Synthesis (HLS) tool as part of their 7-series
development software stack. This tool enables the development of IP cores using standard
C code [6], which is subsequently mapped to an RTL architecture (either VHDL or Verilog).
Internal C function code is synthesised into RTL statements which operated over a number of
clock cycles. The function signature is mapped to RTL ports using standard protocols such as
Buses, FIFOs, and RAM [17]. The use case for the Vivado HLS is the rapid development of IP
cores that typically need to be integrated into a larger system design. As a result, the Vivado
HLS is primarily targeted at improving development abilities of hardware engineers who have
suﬃcient expertise in both software and hardware design [10].
Altera have released an OpenCL Software Development Kit (SDK) for certain supported
Stratix V PCIe cards [1, 2, 3]. The Open Computing Language (OpenCL) is an open standard
for parallel programming on heterogeneous compute systems [8] comprising of a device side
parallel programming language, and a host side C Application Programming Interface (API).
While OpenCL implementations primarily exist for CPU and GPU architectures, the Altera
OpenCL SDK is an implementation of the OpenCL embedded proﬁle for FPGAs [2].
Device side OpenCL compute kernel code is translated to a Verilog IP core which is then
used to generate a FPGA conﬁguration image. The Host side OpenCL API can then be used
to conﬁgure and control the FPGA for data processing. In contrast with the Vivado HLS the
OpenCL SDK permits the development of FPGA-based applications by software engineers with
minimal hardware experience [1, 10].
With the advent of high-level design tools, there is opportunity to rapidly increase the rate
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at which research can progress on reconﬁgurable hardware-based numerical linear algebra de-
signs. In this work, a tri-diagonal linear system solver was selected as the target application for
comparison of the current generation of high level FPGA design tools. This was selected due
to it’s requirement of ﬂoating-point arithmetic, it’s simple implementation, and previous devel-
opment we have performed in HDL [15]. The focus of this comparison will be logic utilisation,
performance, and accuracy. This work is intended to be the initial steps in a more detailed
comparison across a broader range of numerical linear algebra algorithms.
2 Tri-Diagonal Linear System Solver Designs
2.1 The Tri-Diagonal Matrix Algorithm
A tri-diagonal linear system has the form
a1,1x1 + a1,2x2 = b1
ai,(i−1)xi−1 + ai,ixi + ai,(i+1)xi+1 = bi, i ∈ [2, 3, . . . , n− 1]
an,(n−1)xn−1 + an,nxn = bn.
Such a system can be represented compactly as four arrays of n elements,
U =
[
0, a1,2, a1,3, . . . , a(n−1),n
]
D = [a1,1, a2,2, . . . , an,n] (1)
L =
[
a2,1, a3,2, . . . , an,(n−1), 0
]
b = [b1, b2, . . . , bn]
where L, U, and D are the lower, upper, and diagonal bands of the coeﬃcient matrix and b
represents the right hand side vector.
The LU-decomposition, forward substitution, and backward substitution of tri-diagonal sys-
tems reduce to Θ(n) operations. This results in the Tri-Diagonal Matrix Algorithm (TDMA)
which can be expressed simply in terms of the vectors given in Equation (1). The LU-
decomposition/forward substitution step is given as Algorithm 1 and the backward substitution
step is given as Algorithm 2.
L(1) ← L(1)/D(1);
for i ← 2 to n do
D(i) ← D(i)− L(i− 1)×U(i);
L(i) ← L(i)/D(i);
b(i) ← b(i)− L(i− 1)× b(i− 1);
end
Algorithm 1: The TDMA LU-decomposition/Forward Substitution
Note that Algorithms 1 and 2 are the usual sequential forms of the TDMA. Rather than
exploiting parallelism by applying more complex methods such as cyclic reduction, we have
chosen to work with the sequential TDMA with pipelining of factorisation and backward sub-
stitution steps [11]. This is primarily to enable comparison against a co-processor which we
have developed previously [15].
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b(n) ← b(n)/D(n);
for i ← n− 1 to 1 do
b(i) ← b(i)− b(i+ 1)×U(i+ 1);
b(i) ← D(i);
end
Algorithm 2: The TDMA Backward Substitution
2.2 Direct Hardware Design
We have previously presented a custom co-processor for solving tri-diagonal linear systems [15]
using the hardware description language VHDL, and was implemented on a Xilinx Virtex-
4 LX200 FPGA. This design was targeted to applications requiring the solutions to many
independent tri-diagonal systems, such as cubic spline interpolation [11, 4]. Brieﬂy, the VHDL
design implemented a pipelined TDMA solver that enabled the LU-decomposition of the next
system to begin without the need to wait for the backward substitution to complete. As a
result, the number of cycles c required to solve M tri-diagonal systems with N unknowns each
was c = N × (1 +M).
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Figure 1: TDMA solver pipeline
A overview of our design is given in Figure 1. The ﬂag f speciﬁes which memory bank the
TDMA forward loop writes to, consequently the backward substitution loop reads from the
other memory bank. The interested reader should look to our previous paper for more details
on this design [15]. This design will be the hardware benchmark we will compare the High level
implementations against.
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Table 1: Device Utilisation
Logic Utilisation VHDL Altera OCL Xilinx HLS
LUT 211,297 22,255 3,765
FF 262,504 39,465 2,310
DSP - 46 10
BRAM (Kb) - 557 180
2.3 High Level Language Designs
In this section, we will describe the implementation of the TDMA solver using the High level
development tools supplied by the leading FPGA vendors. Namely Xilinx’s Vivado HLS, and
Altera’s OpenCL SDK.
Using Vivado HLS to generate an IP core is a straight forward task. This was achieved by
directly implementing Algorithms 1 and 2 in ANSI C. The result of compilation is a TDMA
RTL IP core. The C function input arguments are mapped to external RAM interfaces (though
other options are possible such as FIFO’s), and BRAM is utilised to store the factorised system
before the backward substitution step.
For the Altera OpenCL version, Algorithms 1 and 2 were implemented as an OpenCL kernel
function. In this case, the explicit use of OpenCL local memory buﬀers is required to enforce the
compiler to generate a local cache of BRAM to store the factorised system, otherwise everything
would be stored via on-board (oﬀ-chip) SRAM. The TDMA kernel function compiles to an RTL
TDMA solver processor, and is then integrated into a larger OpenCL device top-block.
Both high level designs diﬀer in one aspect to the direct VHDL implementation; that is, they
are not double buﬀered. The Vivado HLS and Altera OpenCL versions will stall the forward
loop while the backward substitution is being performed. As a result, performance times only
take into account the solving of a single tri-diagonal linear system.
3 Comparison of Designs
In this section, we will compare the RTL code generated by Vivado HLS and Altera’s OpenCL
SDK against our direct VHDL implementation.
3.1 Logic Utilisation
The FPGA logic fabric utilisation is dependent on the maximum sized tri-diagonal linear system
that is required to be solved. This is due to the dependency that the back substitution step has
on the factorisation step. Table 1 shows the logic fabric utilisation of each design for a maximum
tri-diagonal linear system size of 1024 unknowns. In all cases, the utilisation numbers are for
the inner most TDMA solver unit.
Our VHDL implementation utilises signiﬁcantly more LUTs and FFs (Flip-Flops). There are
several reasons for this. Firstly, BRAM modules were intentionally not used, as it simpliﬁed the
VHDL. Secondly, the VHDL design is double buﬀered, so two tri-diagonal systems are stored.
Finally, custom ﬂoating point units were also designed and did not ﬁt appropriately with the
DSP blocks.
The Vivado HSL uses much less of the logic fabric than the Altera OpenCL. At this stage,
we have not analysed the RTL code in detail, so the exact reasons for this are unclear. The
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Table 2: Run-time Comparison and Solution Error
VHDL Altera OCL1 Xilinx HLS
Run-time (secs) 0.000671 0.002752 0.000465
||x− b||∞ 1.79e-04 6.60e-05 4.40e-05
interfacing of the OpenCL kernel compute unit to the complete OpenCL device top block
probably contributes to this.
3.2 Performance and Accuracy
The time taken to solve a single 1024 equation tri-diagonal linear system was recorded for all
three designs. Of all the designs, only the Altera OpenCL SDK design was actually executed
on the board (The Bittware S5PH-Q PCIe board [3]). Both the VHDL design, and the Vivado
HLS design could only be performed in simulation due to the extra development time required
to design an appropriate top-block and host side communication functions.
The solution error was also computed. This error was against the solution vector x which
was used to generate the tri-diagonal linear system. The error metric used was the inﬁnity
norm ||x||∞ = max |xi|.
As shown in Table 2, the accuracy the Vivado HLS design achieves the best result. The
custom ﬂoating point designs utilised in the VHDL design do not fully conform to IEEE–754
standard rounding, which is most likely for the reduced accuracy here. Altera also utilises a
fused ﬂoating point design in which multiple ﬂoating point modules are chained together with
the de-normalisation and normalisation steps occuring only at the start and end of the chain [1];
this can be a source of ﬂoating point error.
In terms of performance, the VHDL and Vivado HLS perform have roughly equivalent
performance, with the Vivado HLS being slightly better. However it is worth noting that in our
VHDL design, the double buﬀering allows multiple solves to be pipelined; this is not reﬂected
in the numbers in Table 2 as only one system ins being solved. Also it should be emphasised
that despite the Altera OpenCL design being slower according to Table 2, the entire OpenCL
framework enabled a very quick design cycle to real execution on the device.
4 Conclusions
High level hardware design is opening FPGA-based high-performance reconﬁgurable computing
to a wider research community. The purpose of this paper has been to evaluate the leading high
level design tools, namely Xilinx’s Vivado HLS and Altera’s OpenCL SDK, against a design
hand-coded in VHDL. The TDMA solver was select due to it being a common linear algebra
routine, and the pre-existence of an in-house design from our prior work [15].
The Vivado HLS certainly seems superior in terms of logic utilisation, performance, and
accuracy. Since we have not executed the Vivado HLS solution on real hardware, it may be
that these results are artiﬁcially skewed, future work should focus a real execution comparison.
The Altera OpenCL implementation allows a developer to design a complete system with host-
processor communication, process scheduling, and data transfer all without looking at a single
line of RTL code; this property is very attractive for rapid prototyping of a custom processor.
1The VHDL and Xilinx HLS results were simulated using iSim, whereas the Altera OpenCL results are
taken from a real compute run of the Bittware S5PH-Q PCIe board.
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Our results show that both these tools can produce RTL designs which are comparable in
performance and logic utilisation with our VHDL design. By using these high level tools the
development time is signiﬁcantly reduced. These tools make it feasible to rapidly design high
performance/low-power compute accelerators to speed up linear algebra processing for scientiﬁc
applications.
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